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Abstract
In this paper, we compare the finite-length performance of protograph-based spatially coupled low-
density parity-check (SC-LDPC) codes and LDPC block codes (LDPC-BCs) over GF(q). In order to
reduce computational complexity and latency, a sliding window decoder with a stopping rule based on
a soft bit-error-rate (BER) estimate is used for the q-ary SC-LDPC codes. Two regimes are considered:
one when the constraint length of q-ary SC-LDPC codes is equal to the block length of q-ary LDPC-
BCs and the other when the two decoding latencies are equal. Simulation results confirm that, in both
regimes, (3, 6)-, (3, 9)-, and (3, 12)-regular non-binary SC-LDPC codes can significantly outperform
both binary and non-binary LDPC-BCs and binary SC-LDPC codes. Finally, we present a computational
complexity comparison of q-ary SC-LDPC codes and q-ary LDPC-BCs under equal decoding latency
and equal decoding performance assumptions.
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I. INTRODUCTION
Low-density parity-check block codes (LDPC-BCs) [1], combined with low complexity belief
propagation (BP) decoding algorithms, are a class of capacity-approaching codes with decoding
complexity that increases only linearly with block length [2]. In [1], in addition to binary LDPC-
BCs, Gallager also introduced a class of non-binary LDPC-BCs defined over an arbitrary alphabet
size. In [3], Davey and MacKay considered LDPC-BCs defined over a finite field GF(q), q > 2,
and generalized Gallager’s BP decoding algorithm for binary LDPC-BCs to a q-ary sum-product
algorithm (QSPA) and demonstrated that q-ary LDPC-BCs achieve excellent performance. To
reduce decoding complexity, a more efficient QSPA based on the fast Fourier transform (called
FFT-QSPA) was proposed in [4]. In addition, extended min-sum (EMS) algorithms [5–7] can
be used to further reduce decoding complexity. Due to their excellent decoding performance for
short-to-moderate block lengths [3], q-ary LDPC-BCs have received significant attention in the
recent literature [8–11].
The convolutional counterpart of LDPC-BCs, called spatially coupled LDPC (SC-LDPC)
codes, was proposed in [12]. Analogous to LDPC-BCs, SC-LDPC codes are defined by sparse
parity-check matrices, which allow them to be decoded using iterative message-passing algorithms,
such as BP decoding algorithms. It was shown in [13] that the BP decoding thresholds of SC-
LDPC code ensembles are numerically indistinguishable from the maximum a posteriori (MAP)
decoding thresholds of underlying regular and irregular LDPC-BC ensembles. Subsequently, it
was proven that random SC-LDPC code ensembles exhibit threshold saturation, i.e., they achieve
the MAP thresholds of the underlying LDPC-BCs, on memoryless binary-input symmetric-output
channels under BP decoding, which in turn implies that SC-LDPC codes can achieve capacity by
increasing the density of the parity-check matrix [14, 15]. In [12], a parallel, high-speed, pipeline-
decoding architecture for binary SC-LDPC codes was introduced, and several implementation
aspects of the pipeline decoder were discussed in [16]. However, since capacity approaching
performance can require a large number of iterations, the latency and memory requirements of
the pipeline decoder, which depend on the number of iterations, may be unacceptably high.
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In [17], a sliding window decoding architecture with reduced latency and memory requirements
was proposed. This is a variant of the sliding window decoder introduced in [13] for the purpose
of iterative decoding threshold analysis. A construction method for q-ary SC-LDPC codes was
introduced in [18], and in [19] the authors proved that the threshold saturation effect proved
in [14] for binary SC-LDPC codes also holds for q-ary SC-LDPC codes on the binary erasure
channel (BEC). Recently, based on numerical techniques, the threshold performance of q-ary SC-
LDPC codes constructed from protographs [20] with sliding window decoding was presented
in [21, 22].
In contrast to [21, 22], in which the authors consider an asymptotic performance analysis
of q-ary SC-LDPC codes, in this paper we focus on finite-length performance comparisons
of protograph-based q-ary SC-LDPC codes and q-ary LDPC-BCs, assuming transmission over
a binary-input additive white Gaussian noise (BI-AWGN) channel. Due to the large decoding
latency of the pipeline-decoding architecture, a sliding window decoder for q-ary SC-LDPC
codes is considered. In order to reduce computational complexity, a stopping rule based on
a soft bit-error-rate (BER) estimate is applied to the iterative decoding process. Two regimes
are considered: one when the constraint length of q-ary SC-LDPC codes is equal to the block
length of q-ary LDPC-BCs and the other when the two decoding latencies are equal. We also
investigate the relationship between the protograph lifting factor, the decoding window size, and
the decoding performance of q-ary SC-LDPC codes when the decoding latency is fixed. Finally,
we compare the computational complexity of q-ary SC-LDPC codes to q-ary LDPC-BCs when
either the decoding latency or the decoding performance is fixed.
The paper is structured as follows. In Section II, we give a brief review of protograph-based
LDPC-BCs and then describe the construction of protograph-based q-ary SC-LDPC codes. In
Section III, we describe the pipeline and sliding window decoding architectures and introduce
a stopping rule based on a soft BER estimate for q-ary SC-LDPC codes. In Section IV, we
present a performance comparison of q-ary SC-LDPC codes and q-ary LDPC-BCs when the
constraint length of q-ary SC-LDPC codes is equal to the block length of q-ary LDPC-BCs,
and in Section V we compare their performance on the basis of equal decoding latency. Then,
in Section VI, we compare the computational complexity of q-ary SC-LDPC codes and q-ary
LDPC-BCs under equal decoding latency and equal decoding performance assumptions. Finally,
some concluding remarks are given in Section VII.
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Fig. 1. A (3, 6)-regular block code protograph and its corresponding base-matrix representation. The “equal” circles =© represent
variable nodes, while the “plus” circles +© represent check nodes.
II. PROTOGRAPH-BASED LDPC CODES OVER GF(q)
A. LDPC-BCs over GF(q)
A block code protograph with design rate R = b/c is a small bipartite graph with c variable
nodes and c−b check nodes, which can be used to derive the graph of design rate R = b/c block
codes of various block sizes with the same degree distribution.1 An example of a block code
protograph with c = 2 variable nodes of degree 3 and c−b = 1 check node of degree 6 is shown
in Fig. 1. Let GF(q) be a finite field with q = 2m elements, where m is the number of bits used
to represent a symbol over GF(q). Let M (typically a large integer) be the protograph lifting
factor. A q-ary LDPC-BC with code length nBC = Mc can be obtained from the (c − b) × c
bi-adjacency matrix B = [Bi,j] of the protograph, called the base matrix, via the following two
steps:
1) replace each nonzero entry Bi,j in B with a summation of Bi,j nonoverlapping M ×M
permutation matrices and each zero entry in B with the M ×M all-zero matrix, where
the elements Bi,j in B are non-negative integers and the permutation matrices are chosen
randomly and independently, resulting in a binary parity-check matrix H that is M times
as large as B, and
2) replace the nonzero entries in H with randomly selected nonzero elements from the finite
field GF(q), resulting in a q-ary parity-check matrix HBC of a q-ary LDPC-BC.
For LDPC-BCs, data is typically transmitted in a sequence of independent blocks. At the
decoder, an entire block must be received before BP decoding begins. Consequently, the decoding
latency for a q-ary LDPC-BC constructed as described above over GF(q), in terms of bits, is
1The term “design rate” is used since the resulting parity-check matrix may have redundant rows. In this case, the code rate
is slightly higher than the design rate.
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given by
TBC = nBC ·m = Mmc. (1)
B. SC-LDPC Codes over GF(q)
Analogous to LDPC-BCs, SC-LDPC codes can also be derived using the protograph expansion
method. Consider a (c − b) × c base matrix B. We can use an edge spreading technique [23]
to construct a rate R = b/c spatially coupled convolutional base matrix with syndrome former
memory ms from B as
BSC =


B0
B1 B0
.
.
. B1
.
.
.
Bms
.
.
.
.
.
.
Bms
.
.
.
.
.
.


, (2)
where the ms + 1 component submatrices B0,B1, . . . ,Bms , each of size (c− b)× c, satisfy
ms∑
i=0
Bi = B. (3)
An example of a rate R = 1/2 (3, 6)-regular SC-LDPC code protograph with ms = 1 constructed
using the edge spreading procedure is shown in Fig. 2. The graph lifting operation is then
applied to BSC by replacing each nonzero entry in BSC with (a sum of) randomly selected
permutation matrices of size M ×M and each zero entry in BSC with the M × M all-zero
matrix, as described above, and then replacing the nonzero entries in the resulting convolutional
parity-check matrix HSC with randomly selected nonzero elements from the finite field GF(q),
resulting in an unterminated q-ary SC-LDPC code with constraint length vs = (ms + 1)Mc.2
The resulting q-ary SC-LDPC parity-check matrix HSC is given in (4), where the blank spaces
in HSC correspond to zeros and the submatrices Hi(t) have size (c− b)M × cM , ∀i, t:
2The constraint length determines the maximal width (in symbols) of the nonzero area of HSC.
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Fig. 2. A (3, 6)-regular SC-LDPC code protograph with ms = 1 constructed using the edge spreading procedure. The
component submatrices used in the edge spreading are B0 = [2 1] and B1 = [1 2], where B = [3 3] is the base matrix of the
underlying LDPC-BC.
HSC =


H0(0)
H1(1) H0(1)
.
.
.
.
.
.
.
.
.
Hms(ms) Hms−1(ms) · · · H0(ms)
Hms(ms + 1) Hms−1(ms + 1) · · · H0(ms + 1)
.
.
.
.
.
.
.
.
.


. (4)
In this paper, we restrict consideration to SC-LDPC codes with syndrome former memory
ms = 1, due to their superior performance with sliding window decoding (see, e.g., [17, 21,
22, 24, 25]). We also focus our attention on (dv, dc)-regular SC-LDPC codes, i.e., codes whose
parity-check matrices have constant weight dv in each column and constant weight dc in each row,
due to their complexity advantage compared to irregular codes and the fact that (dv, dc)-regular
SC-LDPC code ensembles are capable of achieving capacity (see [13–15]).
In order to compare LDPC-BCs and SC-LDPC codes fairly, the freedom to select permutation
matrices has been fixed in the following way. Consider two matrices B0 and B1, each of size
(c− b) × c, chosen such that B0 +B1 is (dv, dc)-regular. The base matrix of a (dv, dc)-regular
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LDPC-BC is constructed as
BBC =

 B0 B1
B1 B0


2(c−b)×2c
, (5)
where BBC has weight dv in each column and weight dc in each row.3 Then the block protograph
expansion method described in Section II-A is used to form the parity-check matrix of a (dv, dc)-
regular LDPC-BC as
HBC =

 H0(0) H1(2)
H1(1) H0(1)


2(c−b)M×2cM
. (6)
We construct the related SC-LDPC code in the following way. A (dv, dc)-regular SC-LDPC base
matrix is constructed in the form of (2) using component submatrices B0 and B1 as
BSC =


B0
B1 B0
B1 B0
B1 B0
B1
.
.
.
.
.
.


, (7)
and a (dv, dc)-regular SC-LDPC parity-check matrix is then constructed using the usual proto-
graph expansion method as
HSC =


H0(0)
H1(1) H0(1)
H1(2) H0(0)
H1(1) H0(1)
H1(2)
.
.
.
.
.
.


. (8)
Remarks: Note that the SC-LDPC code is time-varying with period 2, and its parity-check
matrix HSC uses exactly the same permutation matrices and elements from GF(q) as HBC, now
repeated periodically. This construction can be viewed as the unwrapping approach first presented
in [12] for deriving an SC-LDPC code from an LDPC-BC. Note also that, even though we refer
3The “weight” of a row (column) of BBC is the real sum of all the non-zero entries in the row (column).
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TABLE I
COMPONENT MATRICES USED IN THE CONSTRUCTION OF (dv, dc)-REGULAR q-ARY LDPC-BCS AND q-ARY SC-LDPC
CODES WITH FIELD SIZE q = 2m
Codes Component matrices Block/constraint length
(2, 4)-regular B0 = B1 = [1 1] 4Mm
(3, 6)-regular B0 = [2 1], B1 = [1 2] 4Mm
(3, 9)-regular B0 = [1 2 2], B1 = [2 1 1] 6Mm
(3, 12)-regular B0 = [1 1 2 2], B1 = [2 2 1 1] 8Mm
to a (dv, dc)-regular SC-LDPC base matrix and code, BSC is not exactly (dv, dc)-regular, since
its first (c − b) rows have weight less than dc. This slight “structured irregularity” associated
with (dv, dc)-regular SC-LDPC codes is in fact the reason behind their capacity-approaching
thresholds (see, e.g., [13]).
The parity-check matrices HBC and HSC of (dv, dc)-regular q-ary LDPC-BCs and q-ary SC-
LDPC codes are constructed over GF(q) in the form of (6) and (8), respectively, using the compo-
nent submatrices shown in Table I. Given a protograph lifting factor M , the block length (in bits)
of the (dv, dc)-regular q-ary LDPC-BCs and the constraint length (in bits) of the (dv, dc)-regular
q-ary SC-LDPC codes are both equal to 2Mmc, where the field size is q = 2m.
III. PIPELINE AND SLIDING WINDOW DECODING FOR SC-LDPC CODES OVER GF(q)
Although the Tanner graph of a q-ary SC-LDPC code has an infinite number of nodes, the
distance between two variable nodes that are connected to the same check node is limited by the
constraint length of the code. This restriction gives rise to efficient decoder implementations such
as the high-throughput pipeline decoder [12, 16] and the low-latency sliding window decoder [13,
17, 24].
A. Pipeline Decoding
An example of a pipeline decoder operating on the protograph of a (3, 6)-regular q-ary SC-
LDPC code with ms = 1 is shown in Fig. 3(a). Given some fixed number I of decoding iterations,
the pipeline decoder employs I identical copies of a message-passing processor operating in
parallel.4 Each processor includes only one constraint length, i.e., vs = (ms+1)Mc, of variable
4A serial decoding architecture [26] can be used to reduce the number of processors at a cost of reduced throughput.
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Fig. 3. (a) Example of a pipeline decoder operating on the protograph of a (3, 6)-regular q-ary SC-LDPC code with ms = 1.
(b) Example of a sliding window decoder with window size W = 3 operating on the protograph of the same (3, 6)-regular
q-ary SC-LDPC code with ms = 1 at times t = 0 (left), and t = 1 (right).
nodes, and during a single decoding iteration messages are only passed within a single processor,
so equating the processor complexity of SC-LDPC codes and LDPC-BCs means equating the
constraint length of SC-LDPC codes to the block length of LDPC-BCs [16, 27]. Note that Ivs =
I(ms +1)Mc represents the total decoding latency in received symbols and the total number of
soft received values that must be stored in the decoder memory at any given time. Since capacity
approaching performance can require a large number of iterations I , these latency and memory
requirements of pipeline decoding may be unacceptably high.
B. Sliding Window Decoding
In this subsection, we propose a sliding window decoding architecture for q-ary SC-LDPC
codes, which is an extension of the sliding window decoding architecture presented in [17] for
binary SC-LDPC codes.
An example of a sliding window decoder with window size W = 3 operating on the protograph
of a (3, 6)-regular q-ary SC-LDPC code with ms = 1 is shown in Fig. 3(b). Assuming a window
size of WMc symbols, decoding proceeds until a fixed number of iterations has been performed
or some stopping rule (see Section III-C) is satisfied, after which the window shifts Mc positions
and the Mc symbols shifted out of the window are decoded. The first Mc symbols in any window
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are called target symbols. The decoding latency of the sliding window decoder for q-ary SC-
LDPC codes, in terms of bits, is given by
TSC = WMmc. (9)
The iterative decoding algorithm within a window can be implemented with existing algorithms,
such as the FFT-QSPA [4], EMS algorithms [5–7], and so on.
C. A Stopping Rule for Sliding Window Decoding
For LDPC-BCs, iterative decoding is stopped if the decoded sequence is a valid codeword,
i.e., if and only if all of the parity-check equations are satisfied. However, this stopping rule
cannot be used with sliding window decoding of SC-LDPC codes, because we only decode one
set of target symbols at a time. In this subsection, we propose a stopping rule based on a soft
BER estimate for sliding window decoding of q-ary SC-LDPC codes, which is motivated by the
method presented in [25].
Let P (j)t (b) for 0 ≤ j < Mc be the probability that the j-th symbol v
(j)
t in a window at time t
is b ∈ GF(q), given the decoder input from the channel and the constraints of the q-ary SC-LDPC
code. After each iteration of the BP algorithm at time t, we make hard decisions vˆ(j)t on v
(j)
t
based on the probabilities P (j)t (x), x ∈ GF(q), computed at the decoder by choosing vˆ(j)t = x as
the symbol with the maximum probability. The probability that vˆ(j)t is wrong is then given by
e
(j)
t = 1− P
(j)
t (x = vˆ
(j)
t ), (10)
and the estimated soft BER Pˆt can be calculated as
Pˆt =
1
Mc
Mc−1∑
j=0
e
(j)
t . (11)
The proposed stopping rule is as follows: the window shifts only when either a fixed number of
iterations Imax has been performed or Pˆt is less than a preselected target BER.
In the simulation results presented in this paper, the nodes within a decoding window are
updated according to a uniform parallel (flooding) schedule, so that all the nodes within the
window are updated in parallel during each decoding iteration. Note, however, that the node
updates can also be performed serially and/or non-uniformly in order to reduce computational
complexity (see, e.g., [28, 29]).
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Fig. 4. Required Eb/N0 to achieve a BER of 10−4 with different protograph lifting factors M for (2, 4)-regular codes over
GF(2), GF(4), GF(8), GF(16), and GF(32). The window size of the sliding window decoder is W = 12. Solid curves represent
LDPC-BCs, while dotted curves represent SC-LDPC codes.
IV. AN EQUAL BLOCK LENGTH AND CONSTRAINT LENGTH COMPARISON
In this section, we focus on the case of equal decoder processor (hardware) complexity,
i.e., when the constraint length of the q-ary SC-LDPC codes is equal to the block length of
the q-ary LDPC-BCs.5 We consider binary phase-shift keying (BPSK) modulation over the BI-
AWGN channel. For q-ary LDPC-BCs, the FFT-QSPA with the parity-check-based stopping
rule is applied with Imax set to 100. For q-ary SC-LDPC codes, sliding window decoding is
also implemented with the FFT-QSPA, Imax is set to 100, and the stopping rule proposed in
Section III-C with a preselected target BER of 10−6.
A. (2, 4)-Regular LDPC Codes over GF(q)
The values of the bit signal-to-noise ratio (SNR) Eb/N0 needed to achieve a BER of 10−4
with different protograph lifting factors M for rate R = 1/2 (2, 4)-regular codes over GF(2),
5It should be noted that, in this case, the latency of the SC-LDPC code is higher than for the LDPC-BC. An equal latency
comparison is the subject of the next section.
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GF(4), GF(8), GF(16), and GF(32) are shown in Fig. 4.6 The window size of the sliding window
decoder for the q-ary SC-LDPC codes is W = 12. From Fig. 4, we see that the performance
of (2, 4)-regular q-ary LDPC-BCs and q-ary SC-LDPC codes improves as the protograph lifting
factor M increases. We also see that (2, 4)-regular q-ary SC-LDPC codes with short constraint
length (corresponding to small M) achieve substantial “convolutional gains” compared to the
underlying LDPC-BCs, but the gains diminish as the protograph lifting factor M increases. For
example, the convolutional gain of the SC-LDPC code compared to the LDPC-BC over GF(16)
when M = 24 is about 1.0 dB, but it decreases to only 0.2 dB when M = 480. These results
are consistent with the asymptotic (large M) threshold performance analysis presented in [22],
where the thresholds of (2, 4)-regular SC-LDPC codes with these field sizes are shown to be
only slightly better than those of (2, 4)-regular LDPC-BCs.
It is also observed in [22] that, compared to (2, 4)-regular q-ary SC-LDPC codes, (dv, dc)-
regular q-ary SC-LDPC codes with dv ≥ 3 provide capacity-approaching performance using
window decoding when both the field size q and the window size W are relatively small. Since
small q is desirable to reduce complexity and small W is desirable to reduce latency, we focus
on (dv, dc)-regular q-ary LDPC codes with dv ≥ 3 in the rest of the paper.
B. (3, 6)-Regular LDPC Codes over GF(q)
The values of Eb/N0 needed to achieve a BER of 10−4 with different protograph lifting
factors M for rate R = 1/2 (3, 6)-regular codes over GF(2), GF(4), GF(8), and GF(16) are
shown in Fig. 5. The window size of the sliding window decoder for the q-ary SC-LDPC codes
is W = 12. Similar to the (2, 4)-regular q-ary codes, we see in Fig. 5 that the performance
of the (3, 6)-regular q-ary LDPC-BCs and q-ary SC-LDPC codes improves as the protograph
lifting factor M increases. We also observe that (3, 6)-regular q-ary SC-LDPC codes achieve
substantial convolutional gains compared to the underlying LDPC-BCs over the entire range
of lifting factors, with the amount of gain declining gradually as M increases. For example,
the convolutional gain of the SC-LDPC code compared to the LDPC-BC over GF(8) when
M = 48 is about 1.1 dB, and it decreases to around 0.8 dB for M = 320. By comparing Figs. 4
6We choose BERs of 10−4 (10−5 in Section V) for comparison because they represent target BERs commonly used in many
practical applications.
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Fig. 5. Required Eb/N0 to achieve a BER of 10−4 with different protograph lifting factors M for (3, 6)-regular codes
over GF(2), GF(4), GF(8), and GF(16). The window size of the sliding window decoder is W = 12. Solid curves represent
LDPC-BCs, while dotted curves represent SC-LDPC codes.
and 5, we see that the convolutional gains, relative to the LDPC-BCs, of the (3, 6)-regular SC-
LDPC codes are larger than those of the (2, 4)-regular SC-LDPC codes. This is again consistent
with the asymptotic threshold performance analysis presented in [22], where the thresholds of
(3, 6)-regular SC-LDPC codes are shown to be substantially better than those of (3, 6)-regular
LDPC-BCs.
Remark: Although it has been reported in [13] that the BP thresholds of (4, 8)-regular binary
SC-LDPC codes are better than those of (3, 6)-regular binary SC-LDPC codes, we found from
simulation that (3, 6)-regular q-ary SC-LDPC codes perform better than (4, 8)-regular q-ary SC-
LDPC codes at (low) SNRs and when (short-to-moderate) constraint lengths are considered, i.e.,
(4, 8)-regular SC-LDPC codes typically require a large lifting factor M to outperform (3, 6)-
regular SC-LDPC codes. This is consistent with the discussion concerning the practical design
of SC-LDPC codes in Section VI-A of [14], where it is noted that large (variable node and
check node) degrees imply slower convergence for finite-length ensembles to the asymptotic
performance limit. For these reasons, we focus the rest of our discussion on (dv, dc)-regular
q-ary SC-LDPC codes for which the variable node degree is fixed at dv = 3.
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Fig. 6. Required Eb/N0 to achieve a BER of 10−4 with different protograph lifting factors M for high-rate codes over GF(2),
GF(4), GF(8), and GF(16). The window size of the sliding window decoder is W = 12. Solid curves represent LDPC-BCs,
while dotted curves represent SC-LDPC codes.
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C. High-Rate LDPC Codes over GF(q)
The values of Eb/N0 needed to achieve a BER of 10−4 with different protograph lifting factors
M for rate R = 2/3 and 3/4 (3, 9)- and (3, 12)-regular codes over GF(2), GF(4), GF(8), and
GF(16) are shown in Fig. 6. The window size of the sliding window decoder for the q-ary
SC-LDPC codes is W = 12. From Fig. 6, we see that the performance of (3, 9)-regular and
(3, 12)-regular q-ary LDPC-BCs and q-ary SC-LDPC codes improves as the protograph lifting
factor M increases. We also observe that both (3, 9)-regular and (3, 12)-regular q-ary SC-LDPC
codes achieve substantial convolutional gains compared to the underlying LDPC-BCs over the
entire range of lifting factors, with the amount of gain declining gradually as M increases. This
is again consistent with the asymptotic threshold performance analysis presented in [22], where
the thresholds of (3, 9)- and (3, 12)-regular SC-LDPC codes are shown to be substantially better
than those of (3, 9)- and (3, 12)-regular LDPC-BCs, respectively.
V. AN EQUAL LATENCY COMPARISON
In addition to decoding performance, the latency introduced by employing channel coding is
a crucial factor in the design of a practical communication system. For example, minimizing
latency is of major importance in applications such as personal wireless communication, real-
time audio and video, and command and control military communication. In this section, we
consider the case when the decoding latency of q-ary SC-LDPC codes and q-ary LDPC-BCs is
the same.
A. (3, 6)-Regular LDPC Codes over GF(q)
For the rate R = 1/2 (3, 6)-regular q-ary SC-LDPC codes with HSC given by (8), the decoding
latency of the sliding window decoder is given by
TSC = 2WMSCm, (12)
whereas the rate R = 1/2 (3, 6)-regular q-ary LDPC-BCs with HBC given by (6) have decoding
latency
TBC = 4MBCm, (13)
where we now distinguish between the lifting factors MSC of the SC-LDPC codes and MBC of
the LDPC-BCs.
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Fig. 7. Simulated decoding performance of (3, 6)-regular 8-ary SC-LDPC codes compared to (3, 6)-regular 8-ary LDPC-BCs
with protograph lifting factors MBC = 192 and MBC = 384. The values of MSC and W for the SC-LDPC codes with sliding
window decoding are chosen in such a way that the decoding latency is equal to the block length of the LDPC-BC.
In Fig. 7, (3, 6)-regular 8-ary SC-LDPC codes are compared to (3, 6)-regular 8-ary LDPC-
BCs and the values of the protograph lifting factors MSC and MBC are chosen such that the
decoding latency of the LDPC-BCs and the SC-LDPC codes are the same. Even in this case,
we see that the performance of the SC-LDPC codes is still significantly better than that of the
LDPC-BCs. From Fig. 7, we also see that the SC-LDPC code constructed with a larger lifting
factor MSC and decoded with a smaller window size W = 6 outperforms the SC-LDPC code
constructed with a smaller MSC and decoded with a larger window size W = 12 (both have the
same decoding latency). In other words, selecting a smaller W , which is typically detrimental
to decoder performance, is compensated for by allowing a larger MSC, which improves code
performance. For example, at a BER of 10−5, the 8-ary SC-LDPC code with MSC = 64 and
decoded with window size W = 12 gains 0.3 dB compared to the equal latency 8-ary LDPC-BC
with MBC = 384, while the gain increases to 0.4 dB by using the 8-ary SC-LDPC code with
MSC = 128 and W = 6. Similar behavior for binary SC-LDPC codes was reported in [24, 25].
The Eb/N0 required to achieve a BER of 10−5 for equal latency (3, 6)-regular 8-ary LDPC-
BCs and (3, 6)-regular 8-ary SC-LDPC codes as a function of decoding latency is shown in
Fig. 8, where we observe that the performance of the SC-LDPC codes (with fixed protograph
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Fig. 8. Required Eb/N0 to achieve a BER of 10−5 for (3, 6)-regular 8-ary LDPC-BCs and (3, 6)-regular 8-ary SC-LDPC
codes as a function of decoding latency.
lifting factor MSC) improves as the window size W (and hence the latency) increases, but it
does not improve much further beyond a certain window size (roughly W = 10). Also, beyond
a certain latency, using a larger protograph lifting factor MSC with a smaller window size W
gives better performance. For example, when the decoding latency is 2304 bits, the performance
of the 8-ary SC-LDPC code with MSC = 64 and decoded with W = 6 is better than that of
the SC-LDPC code with MSC = 32 and decoded with W = 12 and, when the decoding latency
is 4608 bits, the performance with MSC = 128 and W = 6 is better than with MSC = 64 and
W = 12. Furthermore, we observe that the LDPC-BCs always perform worse than the SC-LDPC
codes except when either MSC and/or W are too small.
Note that increasing the window size W improves decoder performance and increasing the
protograph lifting factor MSC improves code performance. For example, from Fig. 8 we see
that when the decoding latency is 2304 bits, the decoding performance of the 8-ary SC-LDPC
code with MSC = 64 and decoded with W = 6 is better than that of the SC-LDPC code with
MSC = 128 and decoded with W = 3, the reverse of the situation for the same codes when the
latency is 4608 bits (obtained for window sizes W = 12 and W = 6, respectively). In this case,
for a latency of 2304 bits, the performance loss caused by the small window size (W = 3) is
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Fig. 9. Required Eb/N0 to achieve a BER of 10−5 for (3, 6)-regular 8-ary SC-LDPC codes with different window sizes W
and decoding latencies of 2304, 4608, and 5760 bits.
not compensated for by the larger lifting factor (MSC = 128), whereas, if we double the window
sizes (increasing the latency to 4608 bits), the code with the larger lifting factor (MSC = 128)
has a large enough window size (W = 6) to outperform the smaller lifting factor (MSC = 64)
code with W = 12. This raises the interesting question of how to choose MSC and W in order
to achieve the best performance when the decoding latency of the sliding window decoder is
fixed.
Fig. 9 shows the Eb/N0 required for (3, 6)-regular 8-ary SC-LDPC codes to achieve a BER
of 10−5 with different window sizes W and decoding latencies of 2304, 4608, and 5760 bits.
We observe that the required Eb/N0 decreases dramatically until around W = 4 to W = 6, and
then it increases gradually as the window size W increases. This increase results from the fact
that the improved decoder performance obtained by increasing W is not compensating for the
decrease in code performance as a result of the smaller lifting factor. We therefore conclude that,
for (3, 6)-regular 8-ary SC-LDPC codes, W = 6 is a good choice for optimum performance.
Similar behavior has also been observed for other field sizes, as shown in Fig. 10.
Table II shows the minimum Eb/N0 required to achieve a BER of 10−5 for some (3, 6)-regular
q-ary LDPC-BCs and (3, 6)-regular q-ary SC-LDPC codes with different field sizes and decoding
IEEE TRANS. COMMUN. (SUBMITTED PAPER) 19
0 2 4 6 8 10 12 14
1
1.5
2
2.5
3
3.5
4
4.5
Window size W
R
eq
u
ir
ed
E
b
/N
0
(d
B
)
 
 
2-ary SC-LDPC
4-ary SC-LDPC
8-ary SC-LDPC
16-ary SC-LDPC
Fig. 10. Required Eb/N0 to achieve a BER of 10−5 for (3, 6)-regular q-ary SC-LDPC codes with different window sizes W
when the decoding latency is 4608 bits.
TABLE II
MINIMUM Eb/N0 REQUIRED TO ACHIEVE A BER OF 10−5 FOR (3, 6)-REGULAR q-ARY LDPC-BCS AND (3, 6)-REGULAR
q-ARY SC-LDPC CODES WITH DIFFERENT FIELD SIZES AND DECODING LATENCIES OF 2304, 4608, 6912, 9216, AND
13824 BITS
Required Eb/N0 (dB)
LDPC-BC SC-LDPC (W = 6)
GF(2) GF(4) GF(8) GF(16) GF(2) GF(4) GF(8) GF(16)
Latency of 2304 bits 2.1 2.0 2.0 2.2 2.3 1.9 1.7 1.7
Latency of 4608 bits 1.8 1.7 1.8 1.9 1.6 1.5 1.4 1.4
Latency of 6912 bits 1.7 1.6 1.7 1.8 1.5 1.3 1.2 1.2
Latency of 9216 bits 1.6 1.5 1.6 1.7 1.3 1.2 1.1 1.1
Latency of 13824 bits 1.5 1.4 1.5 1.6 1.2 1.1 1.0 1.0
latencies of 2304, 4608, 6912, 9216, and 13824 bits. It is observed that the non-binary SC-LDPC
codes outperform both the binary and non-binary LDPC-BCs and the binary SC-LDPC codes
for fixed decoding latency. In general, in contrast to q-ary LDPC-BCs, the required Eb/N0 for
q-ary SC-LDPC codes to achieve a BER of 10−5 decreases as we increase the field size q. This
is consistent with results obtained for the iterative decoding thresholds in [22], where it is shown
that, for increasing q, the thresholds of (3, 6)-regular q-ary SC-LDPC codes approach capacity,
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but those of (3, 6)-regular q-ary LDPC-BCs diverge from capacity. Finally, note that, for a latency
of 2304 bits, the minimum Eb/N0 required to achieve a BER of 10−5 for (3, 6)-regular binary
SC-LDPC codes is higher than for (3, 6)-regular binary LDPC-BCs, which is due to the error
floor effect of binary SC-LDPC codes with short constraint lengths. This effect is not observed
at higher BERs or larger latencies, as can be seen for latencies of 4608, 6912, 9216, and 13824
bits, where binary SC-LDPC codes outperform binary LDPC-BCs.
B. High-Rate LDPC Codes over GF(q)
For rate R = 2/3 (3, 9)-regular q-ary SC-LDPC codes, the decoding latency of the sliding
window decoder is given by
TSC = 3WMSCm, (14)
whereas R = 2/3 (3, 9)-regular q-ary LDPC-BCs have decoding latency
TBC = 6MBCm. (15)
For R = 3/4 (3, 12)-regular q-ary SC-LDPC codes, the decoding latency of the sliding window
decoder is given by
TSC = 4WMSCm, (16)
whereas R = 3/4 (3, 12)-regular q-ary LDPC-BCs have decoding latency
TBC = 8MBCm. (17)
The Eb/N0 required to achieve a BER of 10−5 for equal latency (3, 9)-regular and (3, 12)-
regular 8-ary LDPC-BCs and SC-LDPC codes as a function of decoding latency is shown in
Fig. 11. Similar to the (3, 6)-regular 8-ary case, we observe that the performance of both (3, 9)-
and (3, 12)-regular SC-LDPC codes (with fixed protograph lifting factor MSC) improves as the
window size W increases, but it does not improve much beyond a certain window size (roughly
W = 8). Moreover, under an equal latency constraint, both (3, 9)- and (3, 12)-regular LDPC-BCs
always perform worse than the corresponding (3, 9)- and (3, 12)-regular SC-LDPC codes except
when either MSC and/or W are too small.
Fig. 12 shows the Eb/N0 required for the (3, 9)-regular and (3, 12)-regular 8-ary SC-LDPC
codes to achieve a BER of 10−5 with different window sizes W and different decoding latencies.
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Fig. 11. Required Eb/N0 to achieve a BER of 10−5 for high-rate 8-ary LDPC-BCs and 8-ary SC-LDPC codes as a function
of decoding latency.
IEEE TRANS. COMMUN. (SUBMITTED PAPER) 22
0 2 4 6 8 10 12 14
1.6
1.8
2
2.2
2.4
2.6
2.8
3
3.2
Window size W
R
eq
u
ir
ed
E
b
/N
0
(d
B
)
 
 
Decoding latency of 4320 bits
Decoding latency of 6480 bits
Decoding latency of 8640 bits
(a) (3, 9)-regular 8-ary SC-LDPC codes
0 2 4 6 8 10 12 14
2
2.2
2.4
2.6
2.8
3
3.2
3.4
3.6
3.8
Window size W
R
eq
u
ir
ed
E
b
/N
0
(d
B
)
 
 
Decoding latency of 5760 bits
Decoding latency of 8640 bits
Decoding latency of 11520 bits
(b) (3, 12)-regular 8-ary SC-LDPC codes
Fig. 12. Required Eb/N0 to achieve a BER of 10−5 for high-rate 8-ary SC-LDPC codes with different window sizes W and
different decoding latencies.
IEEE TRANS. COMMUN. (SUBMITTED PAPER) 23
TABLE III
MINIMUM Eb/N0 REQUIRED TO ACHIEVE A BER OF 10−5 FOR (3, 9)-REGULAR AND (3, 12)-REGULAR q-ARY LDPC-BCS
AND SC-LDPC CODES WITH DIFFERENT FIELD SIZES
Required Eb/N0 (dB)
LDPC-BC SC-LDPC (W = 4)
GF(2) GF(4) GF(8) GF(16) GF(2) GF(4) GF(8) GF(16)
(3, 9) codes with latency of 4320 bits 2.4 2.3 2.3 2.4 2.5 2.2 2.0 2.0
(3, 9) codes with latency of 8640 bits 2.2 2.1 2.1 2.2 2.2 1.9 1.8 1.8
(3, 12) codes with latency of 4608 bits 2.8 2.7 2.7 2.8 3.0 2.7 2.6 2.5
(3, 12) codes with latency of 9216 bits 2.7 2.6 2.6 2.7 2.7 2.4 2.3 2.3
We observe that the required Eb/N0 for both (3, 9)-regular and (3, 12)-regular 8-ary SC-LDPC
codes decreases dramatically until W = 4, and then it increases gradually as W increases. We
therefore conclude that, for (3, 9)-regular and (3, 12)-regular 8-ary SC-LDPC codes, W = 4 is
a good choice for optimum performance.
Table III shows the minimum Eb/N0 required to achieve a BER of 10−5 for some (3, 9)-regular
and (3, 12)-regular q-ary LDPC-BCs and SC-LDPC codes with different field sizes. Similar to
the (3, 6)-regular case, it is observed that both (3, 9)-regular and (3, 12)-regular non-binary SC-
LDPC codes outperform both binary and non-binary LDPC-BCs and binary SC-LDPC codes
for fixed decoding latency, and in general, in contrast to q-ary LDPC-BCs, the required Eb/N0
for q-ary SC-LDPC codes to achieve a BER of 10−5 decreases as we increase the field size q.
This is again consistent with results obtained for the iterative decoding thresholds in [22], where
it is shown that, for increasing q, the thresholds of both (3, 9)-regular and (3, 12)-regular q-ary
SC-LDPC codes approach capacity, but those of both (3, 9)-regular and (3, 12)-regular q-ary
LDPC-BCs diverge from capacity. Finally, note that the minimum Eb/N0 required to achieve a
BER of 10−5 for both (3, 9)-regular and (3, 12)-regular binary SC-LDPC codes is not less than
for binary LDPC-BCs for the (relatively low) latencies considered, which is again due to the
error floor effect of binary SC-LDPC codes with short constraint lengths.
VI. A COMPUTATIONAL COMPLEXITY COMPARISON
In [27], the authors investigated the cost of the convolutional gain of binary SC-LDPC
codes compared to binary LDPC-BCs in terms of several aspects (computational complexity,
processor complexity, decoder memory requirements, and decoding latency) of the pipeline
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decoder architecture. In this section, we will compare the computational complexity of q-ary
SC-LDPC codes to q-ary LDPC-BCs under certain assumptions, i.e., equal decoding latency or
equal decoding performance.
As stated in [4], for q-ary LDPC codes implemented with the FFT-QSPA, the computational
complexity per iteration at a check node is O(qm), while that at a variable node is O(q). Let IBC
denote the average number of iterations performed to decode the entire block for LDPC-BCs,
and let ISC denote the average number of iterations performed to decode the target symbols in a
window for SC-LDPC codes at a particular time instant. For a (dv, dc)-regular LDPC-BC with
design rate R = dc−dv
dc
, the computational complexity per block is then given by
O
(
TBC
m
dvq +
TBC
m
(1−R) dcqm
)
IBC = O
((
dv
m
+ dv
)
qTBC
)
IBC. (18)
Thus, the computational complexity per decoded bit for a (dv, dc)-regular LDPC-BC is
O
((
dv
m
+ dv
)
q
)
IBC. (19)
For a (dv, dc)-regular SC-LDPC code, for simplicity we consider the section of the graph
covered by the window to be (dv, dc)-regular, even though the check nodes at the beginning
of the window and the variable nodes at the end of the window have lower degrees. Thus the
computational complexity per window is (approximately) given by
O
((
dv
m
+ dv
)
qTSC
)
ISC. (20)
Note that the number of decoded (target) bits for the window decoder at each time instant is
TSC/W , and thus the computational complexity per decoded bit for a (dv, dc)-regular SC-LDPC
code is
O
((
dv
m
+ dv
)
qTSC
)
ISC
TSC/W
= O
((
dv
m
+ dv
)
q
)
WISC. (21)
By comparing (19) and (21), we see that if IBC = WISC, (dv, dc)-regular LDPC-BCs and
(dv, dc)-regular SC-LDPC codes with the same field size q will have the same computational
complexity.
In the remainder of this section we restrict our attention to (3, 6)-regular LDPC codes; however,
similar behavior has also been observed for other (dv, dc)-regular LDPC codes. For the SC-LDPC
codes, the window size is set to W = 6.
IEEE TRANS. COMMUN. (SUBMITTED PAPER) 25
TABLE IV
AVERAGE NUMBER OF ITERATIONS IBC AND ISC OF (3, 6)-REGULAR q-ARY LDPC-BCS AND (3, 6)-REGULAR q-ARY
SC-LDPC CODES WITH DIFFERENT FIELD SIZES AND DECODING LATENCIES OF 4608, 6912, AND 13824 BITS
Average number of iterations
IBC ISC (W = 6)
GF(2) GF(4) GF(8) GF(16) GF(2) GF(4) GF(8) GF(16)
Latency of 4608 bits 13.8 12.3 11.1 10.1 3.3 3.2 3.0 2.8
Latency of 6912 bits 15.6 14.1 12.6 11.4 3.9 3.7 3.4 3.1
Latency of 13824 bits 19.0 16.9 15.5 13.1 5.3 4.8 4.4 4.1
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Fig. 13. Computational complexity per decoded bit of (3, 6)-regular q-ary SC-LDPC codes and (3, 6)-regular q-ary LDPC-BCs
as a function of field size q with decoding latencies of 4608, 6912, and 13824 bits. The window size of the sliding window
decoder for the SC-LDPC codes is W = 6. Solid curves represent LDPC-BCs, while dotted curves represent SC-LDPC codes.
A. Equal Decoding Latency
In this subsection, we compare the computational complexity of q-ary SC-LDPC codes and
q-ary LDPC-BCs under an equal decoding latency assumption. Table IV shows the average
number of iterations IBC and ISC of (3, 6)-regular q-ary LDPC-BCs and (3, 6)-regular q-ary
SC-LDPC codes with decoding latencies of 4608, 6912, and 13824 bits. We observe that IBC
for LDPC-BCs is significantly higher than ISC for SC-LDPC codes with the same field size q.
This results from the fact that, for a given latency, one must decode W times as many target
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symbols for an LDPC-BC as for an SC-LDPC code. We also note that the required number
of iterations for both LDPC-BCs and SC-LDPC codes decreases with q; however, the overall
complexity increases (see Fig. 13) because the complexity per iteration is higher.
The resulting computational complexity per decoded bit of (3, 6)-regular q-ary SC-LDPC codes
and (3, 6)-regular q-ary LDPC-BCs with decoding latencies of 4608, 6912, and 13824 bits is
shown in Fig. 13.7 We observe that the computational complexity of both SC-LDPC codes and
LDPC-BCs increases exponentially with field size q, and the complexity of SC-LDPC codes is
generally about 35% higher than that of LDPC-BCs with the same field size q. From Fig. 13,
we also observe that the complexity of binary SC-LDPC codes is about 10% higher than that of
4-ary LDPC-BCs, and that the complexity of 4-ary SC-LDPC codes is about 80% higher than
that of binary LDPC-BCs. However, under the equal latency assumption, binary SC-LDPC codes
gain about 0.3 dB compared to 4-ary LDPC-BCs, and 4-ary SC-LDPC codes gain about 0.4 dB
compared to binary LDPC-BCs (see Table II in Section V-A). So, even though complexity is
higher for the SC-LDPC codes, the performance improvement is significant and, moreover, it is
not possible to achieve this improved performance by increasing the complexity of the LDPC-
BCs, i.e., allowing further iterations for LDPC-BCs will not decrease the gap in performance.
We therefore conclude that, for a given latency, SC-LDPC codes provide attractive and flexible
trade-offs between BER performance and computational complexity that are not available with
LDPC-BCs.
B. Equal Decoding Performance
In this subsection, we compare the computational complexity of q-ary SC-LDPC codes and q-
ary LDPC-BCs under an equal decoding performance assumption. The computational complexity
per decoded bit of (3, 6)-regular q-ary SC-LDPC codes and (3, 6)-regular q-ary LDPC-BCs
requiring Eb/N0 = 1.5 dB to achieve a BER of 10−5 is shown in Fig. 14.8 In general, we note
that under an equal performance assumption, the SC-LDPC codes have approximately equal
7The computational complexity results for SC-LDPC codes shown in Figs. 13 and 14 are calculated exactly for each case,
such that the slight node irregularity at the beginning and end of the window is incorporated. The resulting complexity is thus
slightly lower than would be estimated using (21), where the graph is assumed to be regular within a window.
8The (3, 6)-regular 16-ary LDPC-BC does not appear in the figure due to its large decoding latency and high computational
complexity.
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Fig. 14. Computational complexity per decoded bit of (3, 6)-regular q-ary SC-LDPC codes and (3, 6)-regular q-ary LDPC-BCs
requiring Eb/N0 = 1.5 dB to achieve a BER of 10−5. The window size of the sliding window decoder is W = 6.
computational complexity as the LDPC-BCs for the same field size q, but a significantly reduced
latency. For the SC-LDPC codes, the decoding latency decreases as the field size q increases until
q = 8, and then it begins to increase as q increases further, while the computational complexity
increases gradually with increasing q until q = 8, and then it increases dramatically as q increases
further. This implies that, under these conditions, it is not worth using an SC-LDPC code with
field size q > 8. We observe the same trend for the LDPC-BCs, but with much larger latencies,
and we note that the latency begins to increase for smaller values of q than for the SC-LDPC
codes. To be more specific, the decoding latency for the LDPC-BCs (which is higher than for
the SC-LDPC codes) decreases as the field size q increases from q = 2 to q = 4, and then it
increases as q increases further, while the decoding complexity increases in line with the SC-
LDPC codes. This implies that, under these conditions, it is not worth using an LDPC-BC with
field size q > 4.
From Fig. 14, we also observe that the computational complexity of the binary SC-LDPC
code is about 15% less than that of the 4-ary LDPC-BC, with about 55% less latency. Finally,
we observe that the computational complexity of the 4-ary SC-LDPC code is about 25% higher
than that of the binary SC-LDPC code, but with about 35% less latency, and the complexity
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of the 4-ary SC-LDPC code is about 35% higher than that of the binary LDPC-BC, but with
about 70% less latency. We therefore conclude that, for the same performance, 4-ary SC-LDPC
codes provide attractive and flexible trade-offs between latency and computational complexity
compared to using binary LDPC codes.
C. Discussion
• If we fix decoding latency, we gain in decoding performance by using q-ary SC-LDPC
codes, but at the cost of slightly higher computational complexity. For example, when the
decoding latency is fixed, non-binary SC-LDPC codes with small field size q outperform
both binary and non-binary LDPC-BCs and binary SC-LDPC codes, while their computa-
tional complexity is slightly higher.
• If we fix decoding performance, we can reduce decoding latency by using q-ary SC-LDPC
codes, but this comes at the cost of slightly higher computational complexity. For example,
when the decoding performance is fixed, non-binary SC-LDPC codes with small field size
q have lower decoding latency than both binary and non-binary LDPC-BCs and binary
SC-LDPC codes, while their computational complexity is slightly higher.
• Overall, these results imply that (3, 6)-regular 4-ary SC-LDPC codes possess a particularly
attractive combination of small decoding latency, low computational complexity, and good
decoding performance.
VII. CONCLUSIONS
In this paper, we considered a finite-length performance comparison of protograph-based q-
ary SC-LDPC codes and q-ary LDPC-BCs. We proposed a sliding window decoding algorithm
with a stopping rule based on a soft BER estimate for q-ary SC-LDPC codes. Simulation results
confirm that (2, 4)-, (3, 6)-, (3, 9)-, and (3, 12)-regular q-ary SC-LDPC codes achieve substantial
convolutional gains compared to the underlying LDPC-BCs, where the constraint length of the
SC-LDPC codes is equal to the block length of the LDPC-BCs.
We also examined the relationship between the protograph lifting factor, the decoding window
size, and the BER performance of q-ary SC-LDPC codes for fixed decoding latency in comparison
to q-ary LDPC-BCs. It was observed that, under an equal latency constraint, (3, 6)-regular non-
binary SC-LDPC codes outperform both binary and non-binary LDPC-BCs and binary SC-LDPC
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codes. Moreover, for fixed field size and latency, the decoding performance of (3, 6)-regular q-
ary SC-LDPC codes improves as the window size W increases up to a certain point (around
W = 6), and then it degrades slightly as W increases further. Similar behavior was also observed
for (3, 9)-regular and (3, 12)-regular q-ary SC-LDPC codes in comparison to their q-ary LDPC-
BC counterparts.
Finally, we compared the computational complexity of q-ary SC-LDPC codes to q-ary LDPC-
BCs under equal decoding latency and equal decoding performance assumptions. It was observed
that (3, 6)-regular 4-ary SC-LDPC codes have a particularly attractive combination of small
decoding latency, low computational complexity, and good decoding performance. An interesting
future research topic to complement the work reported here would be to design the permutations
and edge labels used in the construction process, rather than to select them randomly, to further
improve the performance of q-ary SC-LDPC codes for a given decoding latency.
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